This collaboration highlights GUC's commitment to deliver comprehensive and innovative design solutions, enabling customers ...

This funding will support the continued development and demonstration of Strategic Radiation Hardened (SRH) high reliability ...

The partnership between Silvaco and Micon Global is expected to drive Silvaco’s expansion across the EMEA market, leveraging Micon Global’s expertise to enhance client access to Silvaco’s design ...

QSPI (Quad Serial Peripheral Interface) VIP can be used to verify Master or Slave device following the QSPI basic protocol.It can work with Verilog HDL environment and works with all Verilog ...

The NAND Flash landscape is changing and the Arasan NAND Flash Controller IP Core is changing in accordance with it. New applications are emerging and innovative IP solutions are needed to keep ... A ...

The Inventra™ MCAN2 is a stand-alone controller for a Controller Area Network. It provides an interface between a microprocessor and a CAN bus which carries out all the actions of data ...

MPCIE Verification IP provides an smart way to verify the PCIE bi-directional bus. The SmartDV s MPCIE Verification IP is fully compliant with version 1.0/2.0/3.0/4.0/5.0 of the PCIE Specification ...

VeriSilicon SMIC 0.13um synchronous programmable Low Power diffusion ROM compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V ..

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

ARM® Logic IP solutions are the ideal choice for advanced, deep submicron SoC designs. The Standard Cell Libraries are complemented by Power Management Kit and ECO Kit extensions, delivering ...

To provide the solution of MMC cards, SMIC18_MMC_01_S is integrated together by four independent IPs: SMIC18_PRG_03, SMIC18_ROSC_01, SMIC18_VDT_01 and SMIC18_POR_03. It can provide two regulated ...

The LVDS I/O is a three-module design (input, output and reference block). The LDP_OU_675_25V_T is a 2GBit/s LVDS Driver, LDP_IN_675_25V_DN is a 2GBit/s LVDS Receiver and the LDP_RE_000_25V is the ...